INTEGRATION OF SEVEN-LEVEL INVERTER WITH SINGLE DC SOURCE USING SWITCHED-CAPACITOR TECHNIQUES

VASUDEV
M.Tech, Ballari institute of Technology and management Engineering College, Belagavi, Karnataka, India.

ABSTRACT- A novel cascaded seven-level inverter topology with a solitary information source incorporating exchanged capacitor methods is proposed in this paper. The proposed topology replaces all the different dc sources with capacitors, leaving just a single H-bridge cell with a genuine dc voltage source and just includes two accusing switches contrasting of the customary course multilevel inverter. The capacitor charging circuit contains just power switches, with the goal that the capacitor charging time is autonomous of the load. The capacitor voltage can be controlled at a coveted level without complex voltage control calculation and just utilize the most widely recognized bearer phase-moving sinusoidal pulse width adjustment technique. The operation principle and the charging–releasing trademark investigation are examined in this paper. By utilizing the simulation results we can check the plausibility and viability of the proposed topology.

I. INTRODUCTION

In general, multilevel converters are classified into diode-clamped [5], flying capacitor [6], and cascaded multilevel inverter topologies [7]. A topology because of its modularity, particular attention has been given to cascaded multilevel symmetrical structure, and simplicity of control. A cascade inverter can be directly connected in series with the electrical system for static var compensation. Cascaded inverters are ideal for connecting renewable energy sources with an ac grid, because of the need for separate dc sources, which is the case in applications such as photovoltaic’s or fuel cells.

Photovoltaic panel, fuel cells batteries, and ultra capacitors are the most common independent sources. The most attractive features of multilevel inverters are as follows.
1) They can generate output voltages with extremely low distortion and lower dv/dt.
2) They draw input current with very low distortion.
3) They generate smaller common-mode (CM) voltage, thus reducing the stress in the motor bearings. In addition, using sophisticated modulation methods, CM voltages can be eliminated [8].
4) They can operate with a lower switching frequency.

A five-level CMI for distributed energy applications is presented. The CMI input ports are connected to a group of batteries, whose characteristics are large size, high cost, and the battery discharging speed limits the continuity of the system. Some solutions to reduce the number of isolated source in the CMI are proposed.

Multilevel cascaded inverters have been proposed for such applications as static var generation, an interface with renewable energy sources, and for battery-based applications. An important improvement is the “asymmetrical CMI” (ACMI), which can generate the same number of levels with fewer power supplies [10]. ACMI increases the power quality, but they lose modularity and still need more than one isolated sources. To eliminate the dc sources of the auxiliary converters, the system uses a high-frequency link (HFL), based on a square-wave generator and a multiwinding toroidal transformer. An alternative option without transformers is to replace all the separate dc sources feeding the H-bridge cells with capacitors, leaving only one H-bridge cell with a real dc voltage source.

A simple capacitor voltage regulation constraint is derived which can be used in optimization problems for harmonic minimization or harmonic mitigation to guarantee capacitor voltage regulation in all load condition [7]. A new control method, phase-shift modulation, is used to regulate the voltage of the capacitors replacing the independent dc source. The method is robust and does not incur much computational burden [8]. The proposed dc-voltage-ratio control [9] is based on a time-domain modulation strategy that avoids the use of inappropriate states to achieve any dc voltage ratio.

The following are the three associated problems of this topology: 1) regulating the voltage across the capacitors makes the controller design complex, 2) the charging circuit contains the load. Thus, the charging time and the capacitor voltage are affected by the load variation, and 3) the charging–discharging characteristics and efficiency issues of the capacitor are not fully discussed. The efficiency of switched-capacitor in dc–dc converters has been a widely debated issue among researchers [8]–[9]. The efficiency of a RC circuit under different conditions in the charging and discharging operation is analyzed systematically.

In this paper, a novel cascaded seven-level inverter topology with a single input source integrating switched-capacitor techniques is proposed. The proposed topology consists of a
charging circuit and three H-bridge inverter units, as shown in Fig. 1(a).

The reliable source port $U_{in2}$ can charge capacitor $C_1$ or $C_3$ through the charging switched-capacitor techniques, the different H-bridges can share the input source; thus, the redundancy of the topology is enhanced.

Fig. 1. Topologies of the proposed inverter. (a) The novel single dc source cascaded seven-level inverter. (b) Three-input cascaded seven level inverter for PV systems.

**II. MODULATION STRATEGY**

Different multilevel modulation techniques have been presented. For the CMI, CPS-SPWM is the most common strategy [1], with an improved harmonic performance. The CPS-SPWM associates a pair of carriers to each cell of the CMI, and a phase shift among the carriers of the different cells is introduced. In this way, a stepped multilevel waveform is originated. There are some interesting features and advantages: 1) The output voltage has a switching pattern with $2N$ times the switching frequency (where $N$ is the number of cells). Hence, better total harmonic distortion (THD) is obtained at the output, using $2N$ times lower frequency carriers. 2) Since all the cells are controlled with the same reference and same carrier frequency, the power is evenly distributed among the cells across the entire modulation index. 3) For the single-supply CMI using capacitors, the advantage is that the capacitors are properly charged without complex voltage balancing control algorithm. The level-shifted SPWM has better output voltage harmonic profile since all the carriers are in phase compared to CPSPWM. However, this method is not preferred for CMI, since it causes an uneven power distribution among the different cells.

Space vector modulation (SVM) exhibits features of good dc-link voltage utilization, better fundamental output voltage, better harmonic performance, and easier implementation in digital signal processor. In this paper, CPS-SPWM is performed to obtain the sinusoidal output voltage in the single-supply cascaded seven-level inverter, and the capacitors are charged by introducing charging switch pairs every cycle. To some extent, capacitor voltage $U_{C1}$ and $U_{C3}$ are regarded as constants, and the three H-bridge inverter cells share balanced power.

The waveforms of the driving signal are given in Fig. 2. Six-way phase-shifted triangular carrier voltages and one-way sinusoidal modulation wave are required for the CPS-SPWM scheme. $Z_1, -Z_1, Z_2, -Z_2, Z_3,$ and $-Z_3$ are the carrier signals for $S_{11}, S_{13}, S_{21}, S_{23}, S_{31},$ and $S_{33}$, respectively, and $T_{S}$ is the carrier period. A straight line with value $m(0 < m < 1)$ can be substituted for the modulation wave in a carrier cycle, where the carrier frequency is significantly greater than the modulation frequency. The power switches are turned ON when the corresponding carrier wave signal is less than the modulation sine wave $m$.

**TABLE I**

<table>
<thead>
<tr>
<th>Operating Status of Each Switch</th>
</tr>
</thead>
<tbody>
<tr>
<td>Charging Status</td>
</tr>
<tr>
<td>------------------</td>
</tr>
<tr>
<td>Status 1</td>
</tr>
<tr>
<td>Status 2</td>
</tr>
<tr>
<td>Status 3</td>
</tr>
<tr>
<td>Status 4</td>
</tr>
<tr>
<td>Status 5</td>
</tr>
<tr>
<td>Status 6</td>
</tr>
<tr>
<td>Discharging Status</td>
</tr>
<tr>
<td>Status 8</td>
</tr>
<tr>
<td>Status 9</td>
</tr>
<tr>
<td>Status 10</td>
</tr>
<tr>
<td>Status 11</td>
</tr>
<tr>
<td>Status 12</td>
</tr>
<tr>
<td>Status 13</td>
</tr>
<tr>
<td>Status 14</td>
</tr>
<tr>
<td>Status 15</td>
</tr>
<tr>
<td>Status 16</td>
</tr>
<tr>
<td>Status 17</td>
</tr>
<tr>
<td>Status 18</td>
</tr>
<tr>
<td>Status 19</td>
</tr>
<tr>
<td>Status 20</td>
</tr>
</tbody>
</table>

**III. CAPACITOR CHARGING AND DISCHARGING CHARACTERISTIC ANALYSIS**

**A. Capacitor Charging State Analysis**

Through the charging switch and H-bridge switches, $C_1$ and $C_3$ can be charged by the reliable source $U_{in2}$. From Status 1, Status 2, and Status 3 in Table I, we can see that there is only one charging path for $C_1$. In other words, the capacitor charging
currentiC1only goes throughS21 andS13, as drawn in red color in Fig. 3.

![Equivalent charging circuit for C1 and C3](image)

According to Status 4–Status 6, we can see that charging currentiC3flows throughS23 andS31. The equivalent charging circuit for C3 is shown in blue color in Fig. 3.

**B. Capacitor Charging Time Analysis**

The capacitor charging time is related to the modulation sine wave value m. For simplicity, the charging time for C1 is taken as an example to have a detailed analysis.

- **(a)** At this stage, the falling edge of g13 and the rising edge of g21 move forward or backward with the variation in m. However, the overlapping portions of g13 and g21 remain unchanged; thus, the charging time remains TS/6. The output voltage of the inverter is 0 or Uin2 when m ∈ (0, 1/3), as illustrated in Fig. 2(a), and Uin2 or 2Uin2 when m ∈ (1/3, 2/3), as illustrated in Fig. 2(b). When m ∈ (2/3, 1), S21 is turned OFF after S13, as illustrated in Fig. 2(c).

- **(b)** The charging time is (1−m)TS/2, and the output voltage of the inverter is 2Uin2 or 3Uin2 and the capacitor voltage UC1 would decrease drastically if the modulation wave is increased to 1; however, it would recover in time if the modulation wave is decreased. Due to the symmetry, the charging time and the output voltage can be easily derived with m < 0. Table II gives the charging time and the output voltage in different m.
TABLE II
CHARGING TIME AND OUTPUT VOLTAGE INDIFFERENT m

<table>
<thead>
<tr>
<th>Modulation value m</th>
<th>Charging time</th>
<th>Output voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-1 &lt; m &lt; -2/3$</td>
<td>$(1 -</td>
<td>m</td>
</tr>
<tr>
<td>$-2/3 &lt; m &lt; -1/3$</td>
<td>$T_S/6$</td>
<td>$-2U_{in2}$, $-U_{in2}$</td>
</tr>
<tr>
<td>$-1/3 &lt; m &lt; 0$</td>
<td>$T_S/6$</td>
<td>$-U_{in2}$, $0$</td>
</tr>
<tr>
<td>$0 &lt; m &lt; 1/3$</td>
<td>$T_S/6$</td>
<td>$0$, $-U_{in2}$</td>
</tr>
<tr>
<td>$1/3 &lt; m &lt; 2/3$</td>
<td>$T_S/6$</td>
<td>$U_{in2}$, $2U_{in2}$</td>
</tr>
<tr>
<td>$2/3 &lt; m &lt; 1$</td>
<td>$(1 - m)T_S/2$</td>
<td>$2U_{in2}$; $3U_{in2}$</td>
</tr>
</tbody>
</table>

C. Capacitor Discharged Bus Voltage Analysis

To some extent, bus voltages UC1 and UC3 remain stable. However, they will fluctuate frequently because of the charging or discharging of the capacitor. The influencing factors of UC1 and UC3 are illustrated as follows. For simplicity, the following assumptions are made: 1) the initial values of UC1 and UC3 are $U_{in2}$ before discharging; 2) the capacitance of the capacitor C1 and C3 is C and the load resistance is R. There are four discharging states for C1 in a modulation cycle, which are described as follows.

**State I: Capacitor C1 operates individually.**

S11, S14, S22, S24, S31, and S33 are turned ON simultaneously for Status 7 (S11, S14, S21, S23, S32, and S34 are ON for Status 8). The equivalent circuit of Status 7 is shown in Fig. 4(a). UC1 can be expressed as

$$u_{C1}(t) = U_{in2}e^{-\frac{t}{\tau_{RC}}}$$

**State II: Capacitor C1 and Uin2 operate simultaneously.**

S11, S14, S21, S24, S31, and S33 are turned ON simultaneously for Status 9 (S11, S14, S21, S24, S32, and S34 are ON for Status 8). The equivalent circuit of Status 9 is shown in Fig. 4(b). UC1 is provided by

$$u_{C1}(t) = U_{in2} \left( 2e^{-\frac{t}{\tau_{RC}}} - 1 \right)$$

**State III: Capacitors C1 and C3 operate simultaneously.**

S11, S14, S22, S24, S31, and S33 are turned ON simultaneously for Status 11 (S11, S14, S21, S23, S32, and S34 are ON for Status 12). The equivalent circuit is shown in Fig. 4(c). UC1 can be expressed as

$$u_{C1}(t) = U_{in2}e^{-\frac{2t}{\tau_{RC}}}$$

**State IV: Capacitors C1, C3, and Uin2 operate simultaneously.**

S11, S14, S21, S24, S31, and S34 are turned ON simultaneously for Status 13. The equivalent circuit is shown in Fig. 4(d). UC1 is provided by

$$u_{C1}(t) = U_{in2} \left( \frac{3}{2}e^{-\frac{2t}{\tau_{RC}}} - \frac{1}{2} \right)$$

The analysis above reveals that the proposed converter has four discharging states. For convenience, the discharging time intervals that belong to the same state are regarded as one continuous discharging time. 1) When $m \in [0, 1/3)$, there are two discharging time intervals in a switching cycle, which are shown in Fig. 2(a).

2) When $m \in [1/3, 2/3)$, there are six discharging time intervals in a switching cycle, which are shown in Fig. 2(b).

The two time intervals can be deduced easily as $T_1 = T_2 = m/(2fS)$. According to (1), the voltage variation across C1 can be expressed as

$$\Delta u_1 = U_{in2} - U_{in2}e^{-\frac{m}{\tau_{RC}}}$$

Capacitor C1 and Uin2 discharge simultaneously during T1 and T6. Capacitor C1 discharges individually during T2 and T5. Capacitors C1 and C3 discharge simultaneously during T3 and T4. The time intervals can be achieved easily as follows: $T_1 = T_3 = T_4 = T_6 = (3m-1)/(6fS)$, $T_2 = T_5 = (2-3m)/(6fS)$.

In reference to (1) to (3), the voltage variation across C1 can be expressed as

$$\Delta u_{21} = 2U_{in2} \left( 1 - e^{-\frac{3m-1}{3fS\tau_{RC}}} \right)$$

$$\Delta u_{22} = U_{in2} \left( 1 - e^{-\frac{2-3m}{3fS\tau_{RC}}} \right)$$
\[ \Delta u_{23} = U_{in2} \left( 1 - e^{-\frac{6m-2}{fSRC}} \right) \]  

(8)

From (6) to (8), we obtain

\[ \Delta u_2 = \Delta u_{21} + \Delta u_{22} + \Delta u_{23} = U_{in2} \left( 4 - 2e^{-\frac{6m-1}{fSRC}} - e^{-\frac{2-2m}{fSRC}} - e^{-\frac{6m-2}{fSRC}} \right) \]  

(9)

3) When \( m \in \{2/3, 1\} \), there are ten discharging time intervals in a switching cycle, which are shown in Fig. 2(c).

\[ \Delta u_{31} = \frac{9}{2} U_{in2} \left( 1 - e^{-\frac{1-m}{fSRC}} \right) \]  

(10)

\[ \Delta u_{32} = 2 U_{in2} \left( 1 - e^{-\frac{2-2m}{fSRC}} \right) \]  

(11)

\[ \Delta u_{33} = U_{in2} \left( 1 - e^{-\frac{2-2m}{fSRC}} \right) \]  

(12)

From (10) to (12), we obtain

\[ \Delta u_3 = \Delta u_{31} + \Delta u_{32} + \Delta u_{33} = U_{in2} \left( \frac{9}{2} - \frac{3}{2} e^{-\frac{6m-4}{fSRC}} - 2e^{-\frac{1-m}{fSRC}} - e^{-\frac{2-2m}{fSRC}} \right) \]  

(13)

The capacitor voltage variation \( \Delta u \) is a function of modulation value \( m \), switching frequency \( f_S \), load resistance \( R \), capacitance \( C1 \), and source voltage \( Uin2 \). \( \Delta u \) decreases when switching frequency \( f_S \), load resistance \( R \), or capacitance \( C1 \) increases. The capacitor voltage variation for different modulation values and frequencies under the condition of \( Uin2 = 136 \, V \), \( R=50\Omega \), and \( C=4700\mu F \) is drawn in Fig. 5.

**Fig. 5. Scope of capacitor voltage variation at different modulation values and frequencies.**

A large switching frequency should be selected to achieve a small capacitor voltage ripple and improve the steady-state performance of the system.

**IV. CURRENT AND VOLTAGE ON CHARGING SWITCH**

**A. Charging Current and Loss Analysis**

Given that \( UC1 \) and \( UC3 \) are almost zero in the initial state, the charging current would reach the maximum at system startup. Excessive spike charging current will damage the capacitor and cause the converter to exhibit inefficiency. A current limitation resistor is normally utilized to reduce the charging current but is not discussed in the following analysis. The charging circuit for \( C1 \) [see Fig. 6(a)] contains only power switches and capacitor, which can be represented by a RC circuit [see Fig. 6(b)].

**Fig. 6. Circuit and equivalent circuit of the charging process. (a) Charging circuit. (b) Equivalent charging circuit.**

For simplicity, the following assumptions are made: 1) all power switches are insulated-gate bipolar transistors (IGBTs), 2) \( VCE \) is the sum of the forward conduction voltage for \( S21 \) and \( SC11 \), and \( VFM \) is the sum of the diode forward voltage for \( S13 \) and \( SC12 \), and 3) \( RESR \) represents the equivalent series resistance (ESR) of the capacitor. The capacitor voltage waveforms of charging process are illustrated in Fig. 7.
Fig. 7. Capacitor voltage waveforms of charging process. (a) Full charging. (b) Partial charging.

VC1mindenotes the initial capacitor voltage andVC1maxrepresents the final capacitor voltage. The capacitor charging process can be classified into two conditions, namely, full charging and partial charging. In [24], full charging is defined as one that has a charging time period longer than four times the charging time constant, i.e. $T_{ch} \geq 4\tau_{ch}$, and partial charging corresponds to $T_{ch} < 4\tau_{ch}$, where $\tau_{ch} = \frac{1}{f_{S}}$. In full charging, the capacitor is charged to the steady-state voltage $U_{in2} - V_{CE} - V_{FM}$, as shown in Fig. 7(a). In partial charging, the capacitor is charged to a voltage less than $U_{in2} - V_{CE} - V_{FM}$, as shown in Fig. 7(b). The instantaneous capacitor voltage and current can be given by

$$u_{C}(t) = V_{C1\max} + (V_{C1\min} - V_{C1\max})e^{-\frac{t}{\tau_{ESR}}}$$

$$i_{C}(t) = \frac{V_{C1\max} - V_{C1\min}}{R_{ESR}}e^{-\frac{t}{\tau_{ESR}}} - \frac{\Delta u}{R_{ESR}}e^{-\frac{t}{\tau_{ESR}}}$$

(14)

The maximum charging current can be expressed by

$$i_{C1\max} = \frac{\Delta u_{\max}}{R_{ESR}}$$

(15)

From Fig. 5, the capacitor voltage variation $\Delta u$ is a function of modulation value m at a certain switching frequency $f_S$, load resistance R, capacitance C, and source voltage $U_{in2}$. $\Delta u$ increases when $m$ increases. Therefore, we get the peak current.

Fig. 8. Extent of charging loss at different modulation amplitudes and frequencies.

**B. Charging Switch Voltage Analysis**

By introducing the charging-switch pairs, the proposed cascaded seven-level inverter can operate well with only a single dc input source. It is necessary to analyze the charging-switch pair’s voltage stress andSC1was taken as an example for the voltage analysis. There are four voltage states forSC1in a modulation cycle, which are described as follows.

State I: S13, S21, and SC1 are turned ON. The positive sides ofC1 and $U_{in2}$ are connected directly. Input source $U_{in2}$ can chargeC1by introducingSC1, as shown in Fig. 3. The voltage ofSC1is zero.

State II: S13 and S22 are turned ON, and SC1 is turned OFF. The voltage ofSC1is $U_{in2} - V_{CE} - V_{FM}$, as shown in Fig. 7(b).

State III: In Fig. 4(b) and (d), S14 and S21 are turned ON, and the voltage ofSC1is $U_{in2}$.

State IV: In Fig. 4(a) and (c), S14 and S22 are turned ON and the voltage ofSC1is zero.

States I–IV indicate that the voltage ofSC1is 0, the capacitor voltageUC1or the source voltage$U_{in2}$. Therefore, the proposed converter has low voltage stress on each switch, which resulted in low cost.
The output voltage and current waveforms for resistive and inductive load are given in Fig. 10. The output current lags behind the voltage at inductive load.

**V. SIMULATION VERIFICATIONS**

**A. Simulation Results**

The simulation parameters of the proposed converter are given in Table III.

![Block diagram of simulation](image)

**TABLE III**

<table>
<thead>
<tr>
<th>SYSTEM SIMULATION PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit parameters</td>
</tr>
<tr>
<td>$U_{in}$</td>
</tr>
<tr>
<td>$f_s$</td>
</tr>
<tr>
<td>$R$</td>
</tr>
<tr>
<td>$L$</td>
</tr>
<tr>
<td>$C_1/C_3$</td>
</tr>
</tbody>
</table>

Fig. 10. Output voltage and current waveforms. (a) At resistive load. (b) At inductive load. (c) THD value of the output voltage.

The capacitor voltage and the charging current waveforms of capacitors $C_1$ with the ESR value of 5 m$\Omega$ in the full charging process are shown in Fig. 12(a).

The waveforms with the ESR value of 200 m$\Omega$ in the partial process are illustrated in Fig. 12(b). Due to a large RESR, the peak charging current can be limited. However, $u_C$ cannot reach the steady-state value.

The THD value of $u_O$ is 23.84%. The ideal voltage waveforms of the charging-switch pairs $SC_1$ and $SC_3$ are shown in Fig. 11.

![Voltage waveforms of charging-switch](image)

(a) $SC_1$ (b) $SC_3$
the charge–discharge process is so complicated that we cannot get the specific expression of the peak current.

![Graph showing efficiency versus power in the proposed and traditional topologies](image)

**Fig. 16. Efficiency versus power in the proposed and traditional topologies**

**VI. CONCLUSION**

A novel single dc source cascaded seven-level inverter incorporating exchanged capacitor strategy was produced in this paper. In the proposed topology, the transformerless charging circuit just contains power switches and capacitors, and the charging time is free of the load. The operation principle and the charging–releasing trademark examination were explored top to bottom. With the normal CPS-SPWM methodology, the sinusoidal output voltage can be all around got. Additionally, the capacitors are legitimately charged without complex voltage adjusting control calculation. The pinnacle charging current and the charging misfortune can be decreased with fitting circuit parameters. The proposed topology has the highlights of particularity, ease, and effortlessness of control and makes it attractive in dc–air conditioning power applications. The proposed inverter is likewise appropriate for photovoltaic-battery multi-input application with high excess.

**REFERENCES**


VASUDEV RATHOD

Completed B.E in Electrical & Electronics Engineering in 2015 from VTU UNIVERSITY, KARNATAKA and Pursuing M.Tech from Ballari institute of Technology and management Engineering College Affiliated to VTU, Belagavi, and Karnataka, India. Area of interest is Power Electronics.

E-mail id: vasuratod699@gmail.com