SOFT-SWITCHING ANALYSIS OF FULL-BRIDGE PWM DC–DC CONVERTER WITH CONTROLLED OUTPUT RECTIFIER USING TURN-OFF SNUBBER

1SANKARASETTY NAGARJUNA, 2K.SURESH
1M.Tech, NALANDA INSTITUTE OF ENGINEERING & TECHNOLOGY
2Associate professor, NALANDA INSTITUTE OF ENGINEERING & TECHNOLOGY

ABSTRACT- In this project we are implementing a full bridge pulse-width modulated dc-dc converter with the controlled secondary side rectifier by utilizing the novel non dissipative energy recovery turn-off snubber and also an innovative control algorithm to achieve soft switching. Therefore in this project we are presenting a zero-voltage and zero-current switching full-bridge pulse-width modulated dc-dc converter with controlled secondary side rectifier using a novel non dissipative energy recovery turn-off snubber. By utilizing a turn-off snubber, controlled rectifier with the innovative control algorithm and the circulating current of the converter which have been eliminated and also the soft switching for all power switches of the inverter is achieved for full-load range from no-load to short circuit. Therefore by using the simulation results we can analysis the principle of converter operation on 4.5 kW, 100 kHz model of the converter which is present in this project. By using the simulation results we can analyze the proposed method.

Index Terms—Controlled output rectifier, dc–dc converter, snubber circuit, soft switching, zero-voltage zero-current switching (ZVZCS).

INTRODUCTION

The conventional phase shifted PWM converters are often used in many applications because their topology permits all switching devices to operate with soft switching by using circuit parasitics such as power transformer leakage inductance and devices junction capacitance. In very used phase-shifted PWM control converters, circulating current flows through the power transformer and switching devices during freewheeling intervals. To achieve high efficiency of these converters, it is necessary to reduce switching losses and conduction losses caused by circulating currents. Generally, the reduction of both mentioned losses can be solved by choice of converter topology, design of a proper control algorithm, and by using appropriate additional circuits. In very used phase-shifted PWM control converters, circulating current flows through the power transformer and switching devices during freewheeling intervals.

Conduction losses of conventional softswitched converter are relatively high due to the circulating current flowing through the primary and secondary windings of the high-frequency transformer during freewheeling period. Moreover, converters need a large commutating current in order to ensure zero-voltage switching (ZVS) operation. Various active or passive, dissipative or non dissipative snubbers, clamps and auxiliary circuits are often added on secondary or primary side of the transformer to ensure soft switching of the main switches and suppression of converter circulating currents [1]–[8]. Diode output rectifier is mostly employed on the secondary side of the power transformer to rectify high frequency secondary voltage. Disconnection of the secondary windings is mostly achieved by application of the reverse bias for the output uncontrolled rectifier (see Fig. 1).

Fig. 1. Principle of the ZVZCS PS-PWM converter operation.

Thus, the ZVZCS PS-PWM converter and switches are considerably reduced. The features of these configurations are quite well known and widely described in many papers in past decades, e.g. [1]–[8]. It is impossible to present advantages and disadvantages all of them in detail in this paper.

Fig. 2. Principle of the ZVS converter with a controlled rectifier.
But generally, the main drawbacks of these PWM and PS-PWM dc–dc converters dwell in the fact that either reduction of the circulating currents is insufficient or auxiliary circuits are too complex or control algorithms are overcomplicated. Moreover, soft switching is often achieved only in a relatively narrow range of the load. The other and very effective way, how to decrease circulating currents in the converter and, at the time, to achieve reduction of switching losses, is to utilize a controlled output rectifier.

The principle is shown in Fig. 2. Full-bridge inverter T1–T4 is controlled with constant switching frequency and 50% duty cycle and thus cannot control the output voltage or current value. Value of the output voltage or current is controlled via the phase shift between the inverter switches T1–T4 and switches T5 and T6 on secondary side of a high-frequency power transformer. In the all known converters with controlled output rectifier described, the primary IGBTs operate under ZVS. But at ZVS, switching conditions for IGBTs are not very satisfactory because of tail current problems. Moreover, at turn off of the primary transistors, the snubber capacitors in parallel with switches (or transistor output capacitances only) oscillate with parasitic inductances of the input source and wires in a loop with very low dumping.

This increases electromagnetic interference in the converter. In addition, it is complicated to design snubber capacitors for primary transistors for a wide load range. Therefore, ZVS is usually lost at light load and at no-load in these converters, which consequently lead to over current at turn on of the primary switches.

**CONVERTERCIRCUITDESCRIPTION**

The proposed dc–dc converter shown in Fig. 3 consists of a high-frequency IGBT full-bridge inverter, a center-tapped power planar transformer, a controlled output rectifier, an output LC filter, and a novel type of secondary snubber. The main part of the converter is a high-frequency full-bridge inverter consisting of four fast IGBTs T1–T4 and freewheeling diodes D1–D4. The high-frequency center-tapped step-down power transformer Tr with very low leakage inductance is used to transform high frequency voltage of the inverter. The secondary winding of the high-frequency step-down power transformer Tr is connected through a controlled rectifier consisting of series connection of MOSFET and diode (T5, D5; T6, D6) to the output filter. The output filter consisting of smoothing choke LO and capacitor CO serves for smoothing out of the rectified voltage. Control pulses for the full-bridge inverter T1–T4 are very simple. They have constant switching frequency and no phase shift between legs of the inverter. So, the inverter operates approximately with 50% constant duty cycle and thus cannot influence the output voltage value. Value of the output voltage or current is controlled by PWM of output rectifier (see Fig. 4). The control pulses for an output rectifier start simultaneously with the pulses for opposite pair of the primary switches (e.g., T5 start simultaneously with T3 and T4). The length of the secondary control pulses is changed from T to T/2 (dead times are neglected). It means that secondary switches are turned OFF prior to corresponding pairs of primary switches (e.g., T5 prior to T1 and T2). As a result, the secondary and also primary current of the transformer drops to zero. Only magnetizing current flowing through the primary winding of the transformer is later turned OFF by primary transistors and thus ZC turn-off is achieved.

The primary transistors (T3 and T4) are turned ON and active energy from primary side of the converter is transferred through opened secondary transistor T6 to the load. It means that in this way of controlling the rms value of the secondary transistor current is considerably reduced and, consequently, conduction losses are decreased. The new snubber circuit significantly minimizes the turn-off losses of the secondary transistors. The semiconductor switches T5 and T6 on the secondary side of the transformer are used to reset secondary and simultaneously also primary circulating current. The energy stored in the leakage inductance of the power transformer is transferred to the load.

**OPERATIONPRINCIPLE**

**ANDSNUBBERDESIGN**

A. Operation Principle of the Converter

In this section, the basic operation of the proposed converter is described. It is assumed that all switching devices and passive components are ideal. The switching diagram and operation waveforms for rated load are shown in Fig. 4 and operation analysis of the converter in Fig. 5(a)–(g). The dc–dc converter is controlled by the proposed modified PWM with variable length of the pulses for secondary switches.
**Interval (t0–t1):** The secondary transistor T5 is turned ON at t0 half-period earlier than primary transistors T1 and T2. The capacitor CC5 starts discharging through T5, LO, RO, LS, and DS. Capacitor CC5 current and voltage time waveforms are as follows:

\[
i_{CC5}(t) = \frac{U_{CC5}}{L_{SS}} \left( \frac{u_1}{n} - U_{CC5} \right) \sin \left( \frac{t - t_0}{L_{SS} C_{CC5}} \right) (1)
\]

\[
u_{CC5}(t) = \frac{u_1}{n} + \left( U_{CC5} - \frac{u_1}{n} \right) \cos \left( \frac{t - t_0}{L_{SS} C_{CC5}} \right) (2)
\]

From (2), it follows that total discharging of the capacitor occurs only in the case if its initial voltage UCC5 is higher than double rectified voltage \(\frac{u_1}{n}\) (−1) ≤ 0 → UCC5 ≥ 2 \(\frac{u_1}{n}\) (3)

The rate of rise of discharging current of the capacitor CC5 is limited by the snubber inductance LS5, and thus zero current turn on for the transistor T5 is achieved. At the same time, transistors T3 and T4 are turned ON. Because the transistor T6 is already in on-state, so the output voltage of the rectifier ud is equal to UI/n (where n = up/us is transformer turn’s ratio). The discharging current of capacitor CC5 reduces the current of the primary transistors T3, T4, and the current of the secondary transistor T6.

\[
\begin{align*}
\text{Fig. 4. (a) Operation in interval 0–t1.} \\
\text{If condition (3) is valid, capacitor discharging time (when UCC5(t)=0) can be obtained from (2) as follows:}
\end{align*}
\]

\[
t_{CC5dc} = t_1 - t_0 = \sqrt{\frac{n}{L_{SS} C_{CC5}}} \arccos \left( \frac{u_1}{n} \frac{U_{CC5}}{U_{CC5} - \frac{u_1}{n}} \right) (4)
\]

Discharging time is from interval \(\frac{n}{2} \sqrt{L_{SS} C_{CC5}} < t_{CC5dc} \leq \pi \sqrt{L_{SS} C_{CC5}} \) (5)

As discharging time is greater than quarter of resonance period, the magnitude of the discharging current of the capacitor can be derived from (1) as follows:

\[
I_{CC5dc} = \left| \frac{U_{CC5}}{\sqrt{L_{SS}}} \left( \frac{u_1}{n} - U_{CC5} \right) \right| = \sqrt{\frac{U_{CC5}}{L_{SS}}} \left( U_{CC5} - \frac{u_1}{n} \right)
\]

\[
I_{LS5}(t) = \sqrt{\frac{U_{CC5}}{L_{SS}}} \left( U_{CC5} - \frac{u_1}{n} \right) \frac{U_{CC5} - \frac{u_1}{n} \left( t - t_1 \right)}{L_{SS}} (7)
\]

From this equation, decay time of the inductor current can be determined

\[
t_{CC6dc} = t_1 - t_0 = \sqrt{\frac{U_{CC5}}{L_{SS}}} \frac{U_{CC5} - \frac{u_1}{n}}{U_{CC5} - \frac{u_1}{n} \frac{L_{SS}}{L_{SS}}} (8)
\]

**Interval (t3–t4):** This interval starts with the turn off of the primary transistors T3 and T4.

\[
(b) \text{ Operation in interval 1–t2.}
\]

**Interval (t3–t4):** Operation in interval 3–t4

The magnetizing current of the transformer Tr discharges the output capacitances COSS of the transistors T1 and T2 and charges the output capacitances of the transistors T3 and T4. If we assume that magnetizing inductance of the power transformer and the output smoothing inductance are much greater

**Interval (t4–t5):** After turn on of the transistors T1, T2, and T6, at t4, commutation from the freewheeling diode DO to the transistor T5 occurs.

\[
(d) \text{ Operation in interval 4–t5}
\]

Collector current of the transistor T5 is reduced by the discharging current of the capacitor CC6 through the opposite transistor T6 to load and later, after commutation to diode DC6, by the current of the inductance LS6. The rate of rise of the collector current of the secondary transistor T5 is limited by the leakage inductance referred to secondary side of the transformer.
\[ \frac{di_{B2}}{dt} = \frac{u_1}{n} \left( \frac{1}{t_{e1} + L_2} \right) \]  
\[ \frac{d}{dt} = \frac{u_1}{L_{t1} + L_{t2}} + \frac{u_1}{L_{t1} + L_{t2}} \]  

The rate of rise of the collector current of the primary transistor is primarily limited by the leakage inductance referred to the primary side of the transformer. 

Interval 5–6: At t5, the secondary transistor T5 turns off. Its current commutates to the capacitor C5 and consequently zero voltage turn off is achieved. The current of the leakage inductance of the power transformer is absorbed by the snubber capacitance C5 and by the load. 

Interval 6–7: At t6, the rectified voltage ud reached zero and afterward the waveform of the charging process of the capacitor C5 are changed. 

\[ L'_{t} \text{ leakage inductance of the primary winding referred to the secondary side; } \]  
\[ L_{2} \text{ leakage inductance of the secondary winding} \]  

Interval 7–8: Only the magnetizing current flows through the primary winding of the power transformer in this interval. This small magnetizing current is turned OFF by primary switches and thus zero current turn off is achieved. The current of the smoothing inductance LO is flowing through the freewheeling diode DO now. 

\[ \text{The rate of rise of the collector current of the primary transistor} \]  
\[ \text{is limited by the leakage inductance of the power transformer referred to the primary side of the transformer.} \]  

\[ L'_{t} \text{ leakage inductance of the primary winding referred to the secondary side; } \]  
\[ L_{2} \text{ leakage inductance of the secondary winding} \]  

\[ \Delta i_{LO} = \frac{u_1}{L_{2}} \left( 1 - d \right) \]  

Where \( d = (t_{on} - T/2) / T \) is duty cycle. The output voltage can be determined as: 
\[ U_o = \left( \frac{t_{on} - \frac{T}{2}}{T} \right) u_1 = d \frac{u_1}{n} \]  

B. Snubber Design

Simplified design of the snubber parameters is demonstrated by applying or converting the previously derived equations. Value of the snubber capacitor is derived from (20), where the maximum permissible capacitor voltage UC5 is chosen.

\[ C_{CS} \approx \left( \frac{i_{o} + \Delta i_{LO}}{L_{2}} \right) \left( L'_{t} + L_{2} \right) \frac{u_c}{c_{CS} - u_c} \]  

where \( L'_{t} = L'_{t1} + L_{2} \) leakage inductance of the transformer referred to the secondary side; 

\[ L_{SS} = \frac{c_{CS} u_c}{i_1^2 c_{dch}} \]
The snubber capacitor discharging time \( t_{CC5dch} \) is given by (4) and decay time \( t_{LS5dch} \) of the snubber inductor can be calculated from (8).

During discharging and decay times \((t_{CC5dch}+t_{LS5dch})\), the energy of the leakage inductance stored in the snubber capacitor is transferred to the load. According to the proposed control algorithm, there is enough time for discharging and decay of the snubber current during leakage inductance energy transfer—at least half of period. Therefore, low value of the discharging current can be chosen, which is one of the advantages of this way of control.

### Table I

<table>
<thead>
<tr>
<th>COMPONENTS IN A CONVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_1, T_4 )</td>
</tr>
<tr>
<td>( T_5, T_6 )</td>
</tr>
<tr>
<td>( D_9, D_0, D_{C5}, D_{S5}, D_{C6} )</td>
</tr>
<tr>
<td>( D_0 )</td>
</tr>
<tr>
<td>( L_{S5}, L_{S6} )</td>
</tr>
<tr>
<td>( C_{S5}, C_{S6} )</td>
</tr>
<tr>
<td>( L_0 )</td>
</tr>
<tr>
<td>( C_0 )</td>
</tr>
</tbody>
</table>

### Table II

<table>
<thead>
<tr>
<th>PLANAR TRANSFORMER PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
</tr>
<tr>
<td>Material</td>
</tr>
<tr>
<td>Turn’s ratio ( n = n_p/n_s )</td>
</tr>
<tr>
<td>Primary winding resistance ( R_1 )</td>
</tr>
<tr>
<td>Secondary winding resistance ( R_2 )</td>
</tr>
<tr>
<td>Magnetizing inductance ( L_{1H} )</td>
</tr>
<tr>
<td>Leakage inductance referred to primary side ( L_s )</td>
</tr>
<tr>
<td>Weight</td>
</tr>
</tbody>
</table>

This small magnetizing current is later turned OFF by primary IGBTs and thus only negligible turn-off losses occur. At the turn on of the primary IGBTs, the primary current (transformer magnetizing current) discharges their output capacitances to zero. The rate of rise of the collector current is limited by the leakage inductance of transformer and thus zero voltage zero current turn on is ensured for primary IGBTs. Switching trajectory of the primary transistor is shown in Fig. 8.

It is evident that operating point of the primary transistor is moving in the low losses area. Primary voltage and current of power planar transformer are shown in Fig. 9.
Fig. 9. Primary voltage $u_P$ and current $i_P$ of the transformer.

Fig. 10. Primary voltage $u_P$ and current $i_P$ of the transformer at no-load.

Primary voltage $u_P$ and primary current $i_P$ of the transformer $Tr$ at no-load are shown in Fig. 10.

Fig. 11. Secondary transistor voltage $u_T5$ and current $i_DT5$ at turn on and turn off.

Fig. 12. Snubber capacitor voltage $u_{C5}$ and snubber capacitor current $i_{C5}$ at charging and discharging.

Fig. 13. Snubber capacitor voltage $u_{C5}$, secondary transistor voltage $u_{DS5}$, and snubber inductor current $i_{LS5}$ at charging and discharging of the capacitor $CC5$.

Fig. 14. Measured load characteristic of the converter.

CONCLUSION

In this paper we are described about the topology of PWM dc–dc converter which is permits all switching devices to perform under soft switching by using a controlled rectifier and the turn-off snubber. In this paper the proposed converter with the soft switching and reduction of circulating currents is utilized for full-load range using a secondary-side turn-off snubber in combination with a controlled output rectifier and an appropriate control algorithm. Therefore according to the proper design, we can estimate the utilize magnetizing current of the power transformer for charging or discharging output capacitances of the IGBT switches which is to achieve the zero voltage turn on of the IGBTs. According to the zero current the IGBTs are turned OFF. Moreover, the snubber ensures zero current turn on and zero voltage turn off of the secondary switches. IGBTs in the full-bridge inverter operate at almost ideal switching conditions—zero voltage turn on and zero current turn off, which is the main advantage of the proposed converter.

REFERENCES


