

SIMULATION AND ANALYSIS OF CAPACITOR VOLTAGE-BALANCING METHOD FOR NNPC INVERTER

¹AJMEERA BALSING, ²RAGIDI RANADHEER REDDY

¹M-Tech(student), BALAJI INSTITUTE OF TECHNOLOGICAL SCIENCES

²Assistant professor, BALAJI INSTITUTE OF TECHNOLOGICAL SCIENCES

ABSTRACT-In this paper a capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed. The proposed method needs very few computations and also easy to implement. The NNPC inverter is a newly developed four-level voltage source inverter for medium-voltage applications. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. To control and balance flying capacitor voltages the proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states. The proposed method is easy to integrate with different pulse width modulation schemes. By using the simulation results we can analyze the effectiveness and feasibility of the proposed method.

INTRODUCTION

Nowadays, Multilevel inverters are very popular in medium voltage applications and motor drives due to reduction of harmonics, low voltage stress on switches, low switching frequency, and less switching losses[1]. The multilevel inverters categorized into neutral point clamped (NPC) inverter, flying capacitor (FC) inverter, cascaded H-bridge inverter, and modular multilevel converter [2]–[3].

Several control techniques and modulation strategies including capacitor voltage-balancing methods have been developed in the literature for multilevel inverters [4]. In this paper a new multilevel topology is proposed. i.e., nested neutral point clamped (NNPC) inverter shown in Fig. 1.




Fig. 1. Three phase nested neutral-point clamped (NNPC) inverter.

This topology is a combination of an FC topology with an NPC topology, which provides four levels in output voltage. In comparison with the four-level NPC inverter, the NNPC inverter has less number of diodes, and in comparison to four-level FC inverter, it has fewer capacitors [6]. All switches in the topology have the same voltage stress equal to one-third of dc-link voltage. The NNPC inverter can operate in a wide range of 2.4– 7.2 kV without the need for connecting power devices in series. As can be seen from Fig. 1, the NNPC topology has two FCs in each leg. The voltage across each capacitor should be controlled and balanced at one-third of dc-link voltage ($V_{dc}/3$) to ensure that the inverter can operate normally [6].

In order to mitigate the aforementioned drawbacks, a new capacitor voltage-balancing method for the NNPC inverter is proposed in this paper. In the proposed method, simple logic tables are developed to control the voltages of FCs. The proposed method has the following features:

- 1) The method is suitable for and can be easily integrated with different pulse width modulation (PWM) schemes such as SPWM and SVM, etc;
- 2) The method uses simple logic tables, needs very few computations, and is easy to implement. The difference in the topology causes different behavior in capacitor voltages and thus need different voltage-balancing methods.

In order to control output voltage and get FC voltage balance, a space vector modulation (SVM) technique is presented in [6] for NNPC inverter. In this method, a cost function is defined based on the energy stored in capacitors. The cost function needs to be calculated repeatedly for each redundant switching state in every sampling period to find the best switching state to balance FC voltages.

OPERATION OF THE NNPC INVERTER AND BEHAVIOR ANALYSIS OF THE CAPACITOR VOLTAGES

A. Operation of the NNPC Inverter

The three-phase NNPC inverter is shown in Fig. 1. Each phase of the inverter consists of six switches, two clamping diodes, and two FCs. The voltages of the FCs should be kept at one-third of dc

bus voltage ($V_{dc}/3$) to generate four output levels in phase voltage and ensure that all the power switches share the same voltage stress. Table I shows the phase voltage v_k ($k=a, b, c$), output level L_k , as well as the corresponding phase switching state S_k . For each phase, the four distinct output voltages are $-V_{dc}/2$, $-V_{dc}/6$, $V_{dc}/6$, and $V_{dc}/2$, corresponding to the four output levels 0, 1, 2, and 3, respectively. The relationship of v_k and L_k can be expressed as

$$v_k = (2L_k - 3)V_{dc}/6 \quad (1)$$


TABLE I: PHASE VOLTAGES AND SWITCHING STATES IN NNPC INVERTER ($k=a, b, c$)

Phase voltage, v_k	Output Level, L_k	Phase switching States S_k	Switching states of each device					
			S_{k1}	S_{k2}	S_{k3}	S_{k4}	S_{k5}	S_{k6}
$V_{dc}/2$	3	3	1	1	1	0	0	0
$V_{dc}/6$	2	2A	0	1	1	0	0	1
		2B	1	0	1	1	0	0
$-V_{dc}/6$	1	1A	0	0	1	1	0	1
		1B	1	0	0	1	1	0
$-V_{dc}/2$	0	0	0	0	0	1	1	1

B. Behavior Analysis of the Capacitor Voltages in the NNPC Inverter

Different redundant switching states have different impacts on FC voltages. The analysis of this impact is illustrated in Fig. 2, in which the six overall switching states are analyzed.

In Fig. 2, C_{k1} and C_{k2} are the two series FCs in the phase k ($k=a, b, c$), whose voltages are denoted by V_{Ck1} and V_{Ck2} . The behavior of the capacitor voltages depends on the switching state S_k and the phase current i_k .




(a) Switching state 0.

Fig. 2. Impacts of different phase switching states and phase current on capacitor voltages in NNPC inverter

As can be seen from Table I, levels 0 and 3 have no redundant switching state, while levels 1 and 2 both have two redundant switching states. The redundant switching states for level 1 are 1A[001101] and 1B[100110]. The two redundant switching states generate the same output voltage $-V_{dc}/6$ with different switches ON and OFF. For level 2, the two redundant switching states are 2A[011001] and 2B[101100], generating the same phase voltage $V_{dc}/6$ with different switches ON and OFF.

As shown in Fig. 2(a) and (f), the switching states 0 and 3 (corresponding to levels 0 and 3, respectively) have no impact on the capacitor


voltages due to the fact that no current flows through the capacitors.



(f) Switching state 3

Fig. 2. Impacts of different phase switching states and phase current on capacitor voltages in NNPC inverter

Levels 1 and 2 always have impacts on capacitor voltages. The impacts are different for different redundant switching states and also depend on the direction of phase current.




(b) Switching state 1A

Fig. 2. Impacts of different phase switching states and phase current on capacitor voltages in NNPC inverter

For level 1, if the redundant switching state 1A is employed and $i_k > 0$, the capacitor C_{k2} discharges and V_{Ck2} decreases, and if $i_k < 0$, the capacitor C_{k2} charges and V_{Ck2} increases, while there is no impact on capacitor C_{k1} , as shown in Fig. 2(b).


If the redundant switching state 1B is employed, both the capacitor C_{k1} and C_{k2} charge and capacitor voltage V_{Ck1} and V_{Ck2} increase when $i_k > 0$, and both C_{k1} and C_{k2} discharge and V_{Ck1} and V_{Ck2} decrease when $i_k < 0$, as shown in Fig. 2(c).




(c) Switching state 1B

Fig. 2. Impacts of different phase switching states and phase current on capacitor voltages in NNPC inverter

A similar analysis can be applied to level 2 as shown in Fig. 2(d) and (e) for the redundant switching states 2A and 2B.



(d) Switching state 2A



(e) Switching state 2B

Fig. 2. Impacts of different phase switching states and phase current on capacitor voltages in NNPC inverter.

Table II summarizes the behaviors of FC voltages under different switching states and phase currents. As analyzed above, levels 0 and 3 have no impact on V_{Ck1} and V_{Ck2} , while level 1 (with redundant switching state 1A and 1B) and level 2 (with redundant switching state 2A and 2B) have different impacts on V_{Ck1} and V_{Ck2} depending on the selected switching state and the direction of phase current.

PROPOSED CAPACITOR VOLTAGE-BALANCING METHOD

A. Algorithm of the Proposed Method

If there is no control on the voltages of the FCs in the NNPC converter, the FC voltages will deviate from their desired value, and this is because there is no control over the currents that flow into/out from the capacitors. The difference between the actual FC voltage and the desired value ($V_{dc}/3$) can be defined as voltage deviation of the FC and can be expressed as

$$\Delta V_{Cki} = V_{Cki} - V_{dc}/3 \quad (2)$$

Where V_{Cki} are the capacitor voltages and ΔV_{Cki} are the deviations of the capacitor voltages, $k=a, b, c$, and $i=1,2$.

To achieve capacitor voltage balancing, ΔV_{Cki} should be controlled close to zero. If $\Delta V_{Cki} > 0$, the switching state that makes the capacitor voltage decrease should be selected, whereas if $\Delta V_{Cki} < 0$, the switching state that makes the capacitor voltage increase should be selected. However, there is a difficulty in implementing the above principle since the two capacitors in an inverter leg are coupled (charged/discharged jointly) as shown in Table II.

TABLE II: BEHAVIOR OF FC VOLTAGES UNDER DIFFERENT PHASE SWITCHING STATES AND PHASE CURRENTS

Phase voltage, v_k	Output level, L_k	Phase current, i_k	The behavior of flying capacitor voltages	
			V_{Ck1}	V_{Ck2}
$V_{dc}/2$	3	-	No change	No change
$V_{dc}/6$	2	> 0	Decrease (2A), Increase (2B)	Decrease (2A), No change (2B)
		< 0	Increase (2A), Decrease (2B)	Increase (2A), No change (2B)
$-V_{dc}/6$	1	> 0	No change (1A), Increase (1B)	Decrease (1A), Increase (1B)
		< 0	No change (1A), Decrease (1B)	Increase (1A), Decrease (1B)
$-V_{dc}/2$	0	-	No change	No change

Table III shows the logic table for controlling capacitor voltage V_{Ck1} . The following cases are listed in the table:

- 1) If $\Delta V_{Ck1} < 0$, the switching state 2A should be selected if $i_k < 0$; otherwise, the switching state 2B is employed if $i_k < 0$;
- 2) If $\Delta V_{Ck1} \geq 0$, the switching state 2B should be selected if $i_k < 0$; otherwise, the switching state 2A is employed if $i_k \geq 0$.

In this condition, the capacitor voltage V_{Ck1} is completely controllable regardless of the direction of the inverter phase current.

TABLE III: LOGIC TABLE FOR BALANCING CAPACITOR VOLTAGE V_{Ck1}

Input conditions			Output Results
L_k	ΔV_{Ck1}	i_k	The selected switching state (s_k) for controlling V_{Ck1}
2	< 0	< 0	2A
		≥ 0	2B
	≥ 0	< 0	2B
		≤ 0	2A

Table IV shows the logic table for controlling capacitor voltage V_{Ck2} . Similar to Table III, the following cases are listed:

- 1) If $\Delta V_{Ck2} < 0$, the switching state 1A should be selected if $i_k < 0$; otherwise, the switching state 1B is employed if $i_k \geq 0$;
- 2) If $\Delta V_{Ck2} \geq 0$, the switching state 1B should be selected if $i_k < 0$; otherwise, the switching state 1A is employed if $i_k \geq 0$.

In this condition, the capacitor voltage V_{Ck2} is completely controllable regardless of the direction of the inverter phase current.

TABLE IV: LOGIC TABLE FOR BALANCING CAPACITOR VOLTAGE V_{Ck2}

Input conditions			Output Results
L_k	ΔV_{Ck1}	i_k	The selected switching state (s_k) for controlling V_{Ck1}
2	< 0	< 0	1A
		≥ 0	1B
	≥ 0	< 0	1B
		≤ 0	1A

The simplified tables are given in Tables V and VI. In this case, $\Delta V_{Ck1} \times i_k$ is used as input variable and the logic is simplified into two cases for each table. $\Delta V_{Ck1} \times i_k$ could also be replaced by $\text{sign}(\Delta V_{Ck1}) \times \text{sign}(i_k)$ and the operator “ \times ” could be processed with logical operation.

TABLE V: SIMPLIFIED LOGIC TABLE FOR BALANCING CAPACITOR VOLTAGE V_{Ck1}

Input conditions		Output Results
L_k	$\Delta V_{Ck1} * i_k$	The selected switching state (s_k) for controlling
2	< 0	2B
	≥ 0	2A

			V_{Ck1}
2	< 0	< 0	2B
		≥ 0	2A

TABLE VI: SIMPLIFIED LOGIC TABLE FOR BALANCING CAPACITOR VOLTAGE V_{Ck2}

Input conditions		Output Results
L_k	$\Delta V_{Ck1} * i_k$	The selected switching state (s_k) for controlling V_{Ck1}
2	< 0	1B
	≥ 0	1A

B. Integration with Different PWM Schemes

The proposed capacitor voltage-balancing method is suitable for and can be easily integrated with different PWM schemes. The schematic diagram for integration is shown in Fig. 3, which could be summarized into the following four steps:

- 1) First, the output voltage level L_k can be generated by different PWM schemes, such as SPWM, SVM, etc.
- 2) The voltage deviation ΔV_{Ck1} and ΔV_{Ck2} should be calculated by (2), and also, the direction of the phase current i_k should be determined;
- 3) Tables V and VI are employed to determine the best redundant switching state out of 1A, 1B and 2A, 2B;
- 4) Finally, the gating signals are generated and applied to power semiconductors.




Fig. 3. Schematic diagram for integration of the proposed capacitor voltage-balancing method with PWM schemes.

This procedure indicates that the proposed capacitor voltage balancing method can be easily

integrated with different modulation schemes, and it is simple and easy to implement.

SIMULATION RESULTS

To verify the proposed capacitor voltage-balancing method, simulation studies have been done by using MATLAB/ Simulink. Simulation parameters are shown in Table VII.

TABLE VII: SIMULATION PARAMETERS

Simulation parameters	values
Output Power	1MVA
Output Voltage	4160V
Flying capacitors	819μF(5.3p.u)
Switching frequency	700HZ
DC Bus voltage	5883v
Fundamental Frequency	60HZ
Load Inductance	24.42mH
Load Resistance	14.65Ω

Modulation index m_a used in this paper is given by (3), in which V_{ref} is the given peak phase voltage reference, and V_{dc} is dc bus voltage

$$m_a = \sqrt{3}V_{ref}/V_{dc} \quad (3)$$

Two PWM schemes, SPWM and SVM, integrated with the proposed capacitor voltage-balancing method, have been studied in both steady state and transient state.




Fig. 4. Simulation results of NNPC inverter with SPWM and the voltage balancing method for $m_a = 0.8$ ($t < 0.1$ s) and $m_a = 0.5$ ($t > 0.1$ s). (a) Line–line voltage. (b) Phase current. (c) Six FC voltages

Fig. 4 illustrates the simulation results of the NNPC inverter with SPWM and the proposed voltage-balancing method.




Fig. 5. Simulation results of NNPC inverter with SVM and the voltage balancing method for $m_a = 0.8$ ($t < 0.1$ s) and $m_a = 0.5$ ($t > 0.1$ s). (a) Line–line voltage. (b) Phase current. (c) Six FC voltages.

Fig. 5 shows the simulation results of NNPC inverter when SVM and the proposed voltage-balancing method are applied, with $m_a = 0.8$ when $t < 0.1$ s, and $m_a = 0.5$ when $t > 0.1$ s.

Dynamic processes of the FC voltages are also investigated and shown in Fig. 6 for SPWM scheme and in Fig. 7 for SVM scheme with the proposed voltage-balancing method.




Fig. 6. Simulation results of NNPC inverter with and without the capacitor voltage-balancing control under SPWM scheme. (a) Line–line voltage. (b) Phase current. (c) Six FC voltages.




Fig. 7. Simulation results of NNPC inverter with and without the capacitor voltage-balancing control under SVM scheme. (a) Line–line voltage. (b) Phase current. (c) Six FC voltages.

Four different initial capacitor voltage unbalances have been studied to verify the ability of the voltage-balancing method. The results with $m_a=0.8$ are shown in Fig. 8.






Fig. 8. Capacitor voltages of VCa1 and VCa2 starting with different initial voltage unbalances ($m_a=0.8$). (a) $V_{Ca1} = V_{Ca2} = V_{dc}/2$. (b) $V_{Ca1} = V_{Ca2} = 0$. (c) $V_{Ca1} = V_{dc}/2$ and $V_{Ca2} = 0$. (d) $V_{Ca1} = 0$ and $V_{Ca2} = V_{dc}/2$.

As previously analyzed, the two capacitors in a leg of the NNPC inverter are coupled. The coupling will bring some limitations to the inverter in some applications in terms of the capacitor size.



(a)



(b)

Fig. 9. FC value versus the inverter fundamental frequency with maximum peak-to-peak capacitor voltage ripple of 15%. (a) Fan/pump type of loads. (b) Constant torque type of loads.

Under these conditions, the required capacitor sizes in per unit (p.u.) are given in Fig. 9(a) and (b) for fan/pump and constant torque types of loads, respectively.

CONCLUSION

In this paper, proposes a capacitor voltage-balancing method for a four-level NNPC inverter. At different PWM schemes the proposed method is easy to integrated. The proposed method takes advantage of redundancy in phase switching states to control and balance the FC voltages. For the control of capacitor balancing simple and effective logic tables are developed. The method is easy to implement and needs very few computations. The limitation of the NNPC inverter in terms of the voltage balancing and capacitor size is also investigated. The effectiveness and feasibility of the proposed method is determined by using the simulation results and also analyze the proposed method.

REFERENCES

- [1] B. Wu, High-Power Converters and AC Drives. New York, NY, USA: Wiley/IEEE Press, 2006, ch. 1.
- [2] N. Mittal, B. Singh, S. P. Singh, R. Dixit, and D. Kumar, "Multilevel inverters: A literature survey on topologies and control strategies," in Proc. 2nd Int. Conf. Power, Control Embedded Syst., 2012, pp. 1–11.
- [3] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [4] R. Stala, "A natural dc-link voltage balancing of diode-clamped inverters in parallel systems," IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 5008–5018, Nov. 2013.
- [5] J. Mei, K. Shen, B. Xiao, L. M. Tolbert, and J. Zheng, "A new selective loop bias mapping phase disposition PWM with dynamic voltage balance capability for modular multilevel converter," IEEE Trans. Ind. Electron., vol. 61, no. 2, pp. 798–807, Feb. 2014.

- [6] M. Narimani, B. Wu, Z. Cheng, and N. Zargari, "A new nested neutral point clamped (NNPC) converter for medium-voltage (MV) power conversion," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 5259–5270, Dec. 2014.
- [7] A. Choudhury, P. Pillay, and S. S. Williamson, "DC-link voltage balancing for a three-level electric vehicle traction inverter using an innovative switching sequence control scheme," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 2, pp. 296–307, Jun. 2014.
- [8] Z. Shu, N. Ding, J. Chen, H. Zhu, and X. He, "Multilevel SVPWM With dc-link capacitor voltage balancing control for diode-clamped multilevel converter based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1884–1896, May 2013.
- [9] S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1751–1758, Jul. 2008.
- [10] S. Busquets-Monge, R. Maheshwari, and S. Munk-Nielsen, "Overmodulation of n-Level three-leg dc-ac diode-clamped converters with comprehensive capacitor voltage balance," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1872–1883, May 2013.
- [11] A. H. Bhat and N. Langer, "Capacitor voltage balancing of three-phase neutral-point-clamped rectifier using modified reference vector," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 561–568, Feb. 2014.
- [12] J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four level diode-clamped converters with passive front ends," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 190–196, Feb. 2005.
- [13] P. Chaturvedi, S. Jain, and P. Agarwal, "Carrier-based neutral point potential regulator with reduced switching losses for three-level diode-clamped inverter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 613–624, Feb. 2014.
- [14] M. Khazraei, H. Sepahvand, K. Corzine, and M. Ferdowsi, "A generalized capacitor voltage balancing scheme for flying capacitor multilevel converters," in *Proc. 25th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2010, pp. 58–62.
- [15] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 769–778, Feb. 2012.